Jayesh Popat

Next-Gen Low-Power SRAM Design Using 12T FinFET Bit-Cell Architecture

Introduction:Strategies to improve at-speed coverage while controlling test time and cost across partitions with scalable DFT methodology.